One possible rephrasing: System-level verification is a method that can be employed to ensure the accurate connection of components and the prevention of any violation in design security requirements caused by the interactions between different IP blocks.